OLD | NEW |
1 // Copyright 2008 the V8 project authors. All rights reserved. | 1 // Copyright 2008 the V8 project authors. All rights reserved. |
2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
4 // met: | 4 // met: |
5 // | 5 // |
6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
(...skipping 88 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
99 }; | 99 }; |
100 | 100 |
101 | 101 |
102 // Special Software Interrupt codes when used in the presence of the ARM | 102 // Special Software Interrupt codes when used in the presence of the ARM |
103 // simulator. | 103 // simulator. |
104 enum SoftwareInterruptCodes { | 104 enum SoftwareInterruptCodes { |
105 // transition to C code | 105 // transition to C code |
106 call_rt_r5 = 0x10, | 106 call_rt_r5 = 0x10, |
107 call_rt_r2 = 0x11, | 107 call_rt_r2 = 0x11, |
108 // break point | 108 // break point |
109 break_point = 0x20 | 109 break_point = 0x20, |
| 110 // FP operations. These simulate calling into C for a moment to do fp ops. |
| 111 // They should trash all caller-save registers. |
| 112 simulator_fp_add = 0x21, |
| 113 simulator_fp_sub = 0x22, |
| 114 simulator_fp_mul = 0x23 |
110 }; | 115 }; |
111 | 116 |
112 | 117 |
113 typedef int32_t instr_t; | 118 typedef int32_t instr_t; |
114 | 119 |
115 | 120 |
116 // The class Instr enables access to individual fields defined in the ARM | 121 // The class Instr enables access to individual fields defined in the ARM |
117 // architecture instruction set encoding as described in figure A3-1. | 122 // architecture instruction set encoding as described in figure A3-1. |
118 // | 123 // |
119 // Example: Test whether the instruction at ptr does set the condition code | 124 // Example: Test whether the instruction at ptr does set the condition code |
(...skipping 106 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
226 | 231 |
227 private: | 232 private: |
228 // We need to prevent the creation of instances of class Instr. | 233 // We need to prevent the creation of instances of class Instr. |
229 DISALLOW_IMPLICIT_CONSTRUCTORS(Instr); | 234 DISALLOW_IMPLICIT_CONSTRUCTORS(Instr); |
230 }; | 235 }; |
231 | 236 |
232 | 237 |
233 } } // namespace assembler::arm | 238 } } // namespace assembler::arm |
234 | 239 |
235 #endif // V8_CONSTANTS_ARM_H_ | 240 #endif // V8_CONSTANTS_ARM_H_ |
OLD | NEW |