Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(230)

Side by Side Diff: src/arm/cpu-arm.cc

Issue 6685088: Merge isolates to bleeding_edge. (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: '' Created 9 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/codegen-arm.cc ('k') | src/arm/debug-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2006-2009 the V8 project authors. All rights reserved. 1 // Copyright 2006-2009 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 24 matching lines...) Expand all
35 #if defined(V8_TARGET_ARCH_ARM) 35 #if defined(V8_TARGET_ARCH_ARM)
36 36
37 #include "cpu.h" 37 #include "cpu.h"
38 #include "macro-assembler.h" 38 #include "macro-assembler.h"
39 #include "simulator.h" // for cache flushing. 39 #include "simulator.h" // for cache flushing.
40 40
41 namespace v8 { 41 namespace v8 {
42 namespace internal { 42 namespace internal {
43 43
44 void CPU::Setup() { 44 void CPU::Setup() {
45 CpuFeatures::Probe(true); 45 CpuFeatures* cpu_features = Isolate::Current()->cpu_features();
46 if (!CpuFeatures::IsSupported(VFP3) || Serializer::enabled()) { 46 cpu_features->Probe(true);
47 if (!cpu_features->IsSupported(VFP3) || Serializer::enabled()) {
47 V8::DisableCrankshaft(); 48 V8::DisableCrankshaft();
48 } 49 }
49 } 50 }
50 51
51 52
52 void CPU::FlushICache(void* start, size_t size) { 53 void CPU::FlushICache(void* start, size_t size) {
53 // Nothing to do flushing no instructions. 54 // Nothing to do flushing no instructions.
54 if (size == 0) { 55 if (size == 0) {
55 return; 56 return;
56 } 57 }
57 58
58 #if defined (USE_SIMULATOR) 59 #if defined (USE_SIMULATOR)
59 // Not generating ARM instructions for C-code. This means that we are 60 // Not generating ARM instructions for C-code. This means that we are
60 // building an ARM emulator based target. We should notify the simulator 61 // building an ARM emulator based target. We should notify the simulator
61 // that the Icache was flushed. 62 // that the Icache was flushed.
62 // None of this code ends up in the snapshot so there are no issues 63 // None of this code ends up in the snapshot so there are no issues
63 // around whether or not to generate the code when building snapshots. 64 // around whether or not to generate the code when building snapshots.
64 Simulator::FlushICache(start, size); 65 Simulator::FlushICache(Isolate::Current()->simulator_i_cache(), start, size);
65 #else 66 #else
66 // Ideally, we would call 67 // Ideally, we would call
67 // syscall(__ARM_NR_cacheflush, start, 68 // syscall(__ARM_NR_cacheflush, start,
68 // reinterpret_cast<intptr_t>(start) + size, 0); 69 // reinterpret_cast<intptr_t>(start) + size, 0);
69 // however, syscall(int, ...) is not supported on all platforms, especially 70 // however, syscall(int, ...) is not supported on all platforms, especially
70 // not when using EABI, so we call the __ARM_NR_cacheflush syscall directly. 71 // not when using EABI, so we call the __ARM_NR_cacheflush syscall directly.
71 72
72 register uint32_t beg asm("a1") = reinterpret_cast<uint32_t>(start); 73 register uint32_t beg asm("a1") = reinterpret_cast<uint32_t>(start);
73 register uint32_t end asm("a2") = 74 register uint32_t end asm("a2") =
74 reinterpret_cast<uint32_t>(start) + size; 75 reinterpret_cast<uint32_t>(start) + size;
(...skipping 63 matching lines...) Expand 10 before | Expand all | Expand 10 after
138 #if !defined (__arm__) || !defined(CAN_USE_ARMV5_INSTRUCTIONS) 139 #if !defined (__arm__) || !defined(CAN_USE_ARMV5_INSTRUCTIONS)
139 UNIMPLEMENTED(); // when building ARM emulator target 140 UNIMPLEMENTED(); // when building ARM emulator target
140 #else 141 #else
141 asm volatile("bkpt 0"); 142 asm volatile("bkpt 0");
142 #endif 143 #endif
143 } 144 }
144 145
145 } } // namespace v8::internal 146 } } // namespace v8::internal
146 147
147 #endif // V8_TARGET_ARCH_ARM 148 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« no previous file with comments | « src/arm/codegen-arm.cc ('k') | src/arm/debug-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698