Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(162)

Side by Side Diff: src/arm/cpu-arm.cc

Issue 6274009: ARM: Merging constants in simulator and assembler header files and other clea... (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: '' Created 9 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
OLDNEW
1 // Copyright 2006-2009 the V8 project authors. All rights reserved. 1 // Copyright 2006-2009 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 38 matching lines...) Expand 10 before | Expand all | Expand 10 after
49 } 49 }
50 50
51 51
52 void CPU::FlushICache(void* start, size_t size) { 52 void CPU::FlushICache(void* start, size_t size) {
53 #if defined (USE_SIMULATOR) 53 #if defined (USE_SIMULATOR)
54 // Not generating ARM instructions for C-code. This means that we are 54 // Not generating ARM instructions for C-code. This means that we are
55 // building an ARM emulator based target. We should notify the simulator 55 // building an ARM emulator based target. We should notify the simulator
56 // that the Icache was flushed. 56 // that the Icache was flushed.
57 // None of this code ends up in the snapshot so there are no issues 57 // None of this code ends up in the snapshot so there are no issues
58 // around whether or not to generate the code when building snapshots. 58 // around whether or not to generate the code when building snapshots.
59 assembler::arm::Simulator::FlushICache(start, size); 59 Simulator::FlushICache(start, size);
60 #else 60 #else
61 // Ideally, we would call 61 // Ideally, we would call
62 // syscall(__ARM_NR_cacheflush, start, 62 // syscall(__ARM_NR_cacheflush, start,
63 // reinterpret_cast<intptr_t>(start) + size, 0); 63 // reinterpret_cast<intptr_t>(start) + size, 0);
64 // however, syscall(int, ...) is not supported on all platforms, especially 64 // however, syscall(int, ...) is not supported on all platforms, especially
65 // not when using EABI, so we call the __ARM_NR_cacheflush syscall directly. 65 // not when using EABI, so we call the __ARM_NR_cacheflush syscall directly.
66 66
67 register uint32_t beg asm("a1") = reinterpret_cast<uint32_t>(start); 67 register uint32_t beg asm("a1") = reinterpret_cast<uint32_t>(start);
68 register uint32_t end asm("a2") = 68 register uint32_t end asm("a2") =
69 reinterpret_cast<uint32_t>(start) + size; 69 reinterpret_cast<uint32_t>(start) + size;
(...skipping 63 matching lines...) Expand 10 before | Expand all | Expand 10 after
133 #if !defined (__arm__) || !defined(CAN_USE_ARMV5_INSTRUCTIONS) 133 #if !defined (__arm__) || !defined(CAN_USE_ARMV5_INSTRUCTIONS)
134 UNIMPLEMENTED(); // when building ARM emulator target 134 UNIMPLEMENTED(); // when building ARM emulator target
135 #else 135 #else
136 asm volatile("bkpt 0"); 136 asm volatile("bkpt 0");
137 #endif 137 #endif
138 } 138 }
139 139
140 } } // namespace v8::internal 140 } } // namespace v8::internal
141 141
142 #endif // V8_TARGET_ARCH_ARM 142 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« src/arm/assembler-arm.cc ('K') | « src/arm/constants-arm.cc ('k') | src/arm/disasm-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698