Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(5)

Side by Side Diff: src/arm/full-codegen-arm.cc

Issue 6250126: ARM: Add support for and, or and xor to the type recording binary op stub. (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: '' Created 9 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/codegen-arm.cc ('k') | src/arm/lithium-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2011 the V8 project authors. All rights reserved. 1 // Copyright 2011 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 1536 matching lines...) Expand 10 before | Expand all | Expand 10 after
1547 } 1547 }
1548 1548
1549 1549
1550 void FullCodeGenerator::EmitBinaryOp(Token::Value op, 1550 void FullCodeGenerator::EmitBinaryOp(Token::Value op,
1551 OverwriteMode mode) { 1551 OverwriteMode mode) {
1552 __ pop(r1); 1552 __ pop(r1);
1553 if (op == Token::ADD || 1553 if (op == Token::ADD ||
1554 op == Token::SUB || 1554 op == Token::SUB ||
1555 op == Token::MUL || 1555 op == Token::MUL ||
1556 op == Token::DIV || 1556 op == Token::DIV ||
1557 op == Token::MOD) { 1557 op == Token::MOD ||
1558 op == Token::BIT_OR ||
1559 op == Token::BIT_AND ||
1560 op == Token::BIT_XOR) {
1558 TypeRecordingBinaryOpStub stub(op, mode); 1561 TypeRecordingBinaryOpStub stub(op, mode);
1559 __ CallStub(&stub); 1562 __ CallStub(&stub);
1560 } else { 1563 } else {
1561 GenericBinaryOpStub stub(op, mode, r1, r0); 1564 GenericBinaryOpStub stub(op, mode, r1, r0);
1562 __ CallStub(&stub); 1565 __ CallStub(&stub);
1563 } 1566 }
1564 context()->Plug(r0); 1567 context()->Plug(r0);
1565 } 1568 }
1566 1569
1567 1570
(...skipping 2054 matching lines...) Expand 10 before | Expand all | Expand 10 after
3622 __ mov(r1, Operand(r1, ASR, 1)); // Un-smi-tag value. 3625 __ mov(r1, Operand(r1, ASR, 1)); // Un-smi-tag value.
3623 __ add(pc, r1, Operand(masm_->CodeObject())); 3626 __ add(pc, r1, Operand(masm_->CodeObject()));
3624 } 3627 }
3625 3628
3626 3629
3627 #undef __ 3630 #undef __
3628 3631
3629 } } // namespace v8::internal 3632 } } // namespace v8::internal
3630 3633
3631 #endif // V8_TARGET_ARCH_ARM 3634 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« no previous file with comments | « src/arm/codegen-arm.cc ('k') | src/arm/lithium-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698