Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(576)

Side by Side Diff: src/arm/constants-arm.cc

Issue 2823036: ARM: Fix disassembly of double registers... (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 10 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | test/cctest/test-disasm-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2009 the V8 project authors. All rights reserved. 1 // Copyright 2009 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 67 matching lines...) Expand 10 before | Expand all | Expand 10 after
78 "s8", "s9", "s10", "s11", "s12", "s13", "s14", "s15", 78 "s8", "s9", "s10", "s11", "s12", "s13", "s14", "s15",
79 "s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23", 79 "s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23",
80 "s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31", 80 "s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31",
81 "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", 81 "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
82 "d8", "d9", "d10", "d11", "d12", "d13", "d14", "d15" 82 "d8", "d9", "d10", "d11", "d12", "d13", "d14", "d15"
83 }; 83 };
84 84
85 85
86 const char* VFPRegisters::Name(int reg, bool is_double) { 86 const char* VFPRegisters::Name(int reg, bool is_double) {
87 ASSERT((0 <= reg) && (reg < kNumVFPRegisters)); 87 ASSERT((0 <= reg) && (reg < kNumVFPRegisters));
88 return names_[reg + is_double ? kNumVFPSingleRegisters : 0]; 88 return names_[reg + (is_double ? kNumVFPSingleRegisters : 0)];
89 } 89 }
90 90
91 91
92 int VFPRegisters::Number(const char* name, bool* is_double) { 92 int VFPRegisters::Number(const char* name, bool* is_double) {
93 for (int i = 0; i < kNumVFPRegisters; i++) { 93 for (int i = 0; i < kNumVFPRegisters; i++) {
94 if (strcmp(names_[i], name) == 0) { 94 if (strcmp(names_[i], name) == 0) {
95 if (i < kNumVFPSingleRegisters) { 95 if (i < kNumVFPSingleRegisters) {
96 *is_double = false; 96 *is_double = false;
97 return i; 97 return i;
98 } else { 98 } else {
(...skipping 26 matching lines...) Expand all
125 } 125 }
126 126
127 // No register with the requested name found. 127 // No register with the requested name found.
128 return kNoRegister; 128 return kNoRegister;
129 } 129 }
130 130
131 131
132 } } // namespace assembler::arm 132 } } // namespace assembler::arm
133 133
134 #endif // V8_TARGET_ARCH_ARM 134 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« no previous file with comments | « no previous file | test/cctest/test-disasm-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698