Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(2)

Side by Side Diff: test/cctest/test-disasm-arm.cc

Issue 28115: Fix ARM build. (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 11 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2007-2008 the V8 project authors. All rights reserved. 1 // Copyright 2007-2008 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 56 matching lines...) Expand 10 before | Expand all | Expand 10 after
67 } 67 }
68 return true; 68 return true;
69 } 69 }
70 70
71 71
72 // Setup V8 to a state where we can at least run the assembler and 72 // Setup V8 to a state where we can at least run the assembler and
73 // disassembler. Declare the variables and allocate the data structures used 73 // disassembler. Declare the variables and allocate the data structures used
74 // in the rest of the macros. 74 // in the rest of the macros.
75 #define SETUP() \ 75 #define SETUP() \
76 InitializeVM(); \ 76 InitializeVM(); \
77 Serializer::disable(); \
78 v8::HandleScope scope; \ 77 v8::HandleScope scope; \
79 byte *buffer = reinterpret_cast<byte*>(malloc(4*1024)); \ 78 byte *buffer = reinterpret_cast<byte*>(malloc(4*1024)); \
80 Assembler assm(buffer, 4*1024); \ 79 Assembler assm(buffer, 4*1024); \
81 bool failure = false; 80 bool failure = false;
82 81
83 82
84 // This macro assembles one instruction using the preallocated assembler and 83 // This macro assembles one instruction using the preallocated assembler and
85 // disassembles the generated instruction, comparing the output to the expected 84 // disassembles the generated instruction, comparing the output to the expected
86 // value. If the comparison fails an error message is printed, but the test 85 // value. If the comparison fails an error message is printed, but the test
87 // continues to run until the end. 86 // continues to run until the end.
(...skipping 185 matching lines...) Expand 10 before | Expand all | Expand 10 after
273 "e2244801 eor r4, r4, #65536"); 272 "e2244801 eor r4, r4, #65536");
274 COMPARE(eor(r4, r3, Operand(0x00100000), SetCC), 273 COMPARE(eor(r4, r3, Operand(0x00100000), SetCC),
275 "e2334601 eors r4, r3, #1048576"); 274 "e2334601 eors r4, r3, #1048576");
276 COMPARE(eor(r4, r2, Operand(0x01000000), LeaveCC, cs), 275 COMPARE(eor(r4, r2, Operand(0x01000000), LeaveCC, cs),
277 "22224401 eorcs r4, r2, #16777216"); 276 "22224401 eorcs r4, r2, #16777216");
278 COMPARE(eor(r4, r1, Operand(0x10000000), SetCC, cc), 277 COMPARE(eor(r4, r1, Operand(0x10000000), SetCC, cc),
279 "32314201 eorccs r4, r1, #268435456"); 278 "32314201 eorccs r4, r1, #268435456");
280 279
281 VERIFY_RUN(); 280 VERIFY_RUN();
282 } 281 }
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698