Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(764)

Side by Side Diff: src/arm/assembler-arm.h

Issue 259013: Align the stack correctly on ARM on calls to fp operation helpers. (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 11 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | src/arm/codegen-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 627 matching lines...) Expand 10 before | Expand all | Expand 10 after
638 void stc2(Coprocessor coproc, CRegister crd, Register base, int option, 638 void stc2(Coprocessor coproc, CRegister crd, Register base, int option,
639 LFlag l = Short); // v5 and above 639 LFlag l = Short); // v5 and above
640 640
641 // Pseudo instructions 641 // Pseudo instructions
642 void nop() { mov(r0, Operand(r0)); } 642 void nop() { mov(r0, Operand(r0)); }
643 643
644 void push(Register src, Condition cond = al) { 644 void push(Register src, Condition cond = al) {
645 str(src, MemOperand(sp, 4, NegPreIndex), cond); 645 str(src, MemOperand(sp, 4, NegPreIndex), cond);
646 } 646 }
647 647
648 void pop(Register dst) { 648 void pop(Register dst, Condition cond = al) {
649 ldr(dst, MemOperand(sp, 4, PostIndex), al); 649 ldr(dst, MemOperand(sp, 4, PostIndex), cond);
650 } 650 }
651 651
652 void pop() { 652 void pop() {
653 add(sp, sp, Operand(kPointerSize)); 653 add(sp, sp, Operand(kPointerSize));
654 } 654 }
655 655
656 // Load effective address of memory operand x into register dst 656 // Load effective address of memory operand x into register dst
657 void lea(Register dst, const MemOperand& x, 657 void lea(Register dst, const MemOperand& x,
658 SBit s = LeaveCC, Condition cond = al); 658 SBit s = LeaveCC, Condition cond = al);
659 659
(...skipping 149 matching lines...) Expand 10 before | Expand all | Expand 10 after
809 void RecordRelocInfo(RelocInfo::Mode rmode, intptr_t data = 0); 809 void RecordRelocInfo(RelocInfo::Mode rmode, intptr_t data = 0);
810 810
811 friend class RegExpMacroAssemblerARM; 811 friend class RegExpMacroAssemblerARM;
812 friend class RelocInfo; 812 friend class RelocInfo;
813 friend class CodePatcher; 813 friend class CodePatcher;
814 }; 814 };
815 815
816 } } // namespace v8::internal 816 } } // namespace v8::internal
817 817
818 #endif // V8_ARM_ASSEMBLER_ARM_H_ 818 #endif // V8_ARM_ASSEMBLER_ARM_H_
OLDNEW
« no previous file with comments | « no previous file | src/arm/codegen-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698