OLD | NEW |
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
2 // All Rights Reserved. | 2 // All Rights Reserved. |
3 // | 3 // |
4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
6 // are met: | 6 // are met: |
7 // | 7 // |
8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
10 // | 10 // |
(...skipping 653 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
664 // Convenience branch instructions using labels | 664 // Convenience branch instructions using labels |
665 void b(Label* L, Condition cond = al) { | 665 void b(Label* L, Condition cond = al) { |
666 b(branch_offset(L, cond == al), cond); | 666 b(branch_offset(L, cond == al), cond); |
667 } | 667 } |
668 void b(Condition cond, Label* L) { b(branch_offset(L, cond == al), cond); } | 668 void b(Condition cond, Label* L) { b(branch_offset(L, cond == al), cond); } |
669 void bl(Label* L, Condition cond = al) { bl(branch_offset(L, false), cond); } | 669 void bl(Label* L, Condition cond = al) { bl(branch_offset(L, false), cond); } |
670 void bl(Condition cond, Label* L) { bl(branch_offset(L, false), cond); } | 670 void bl(Condition cond, Label* L) { bl(branch_offset(L, false), cond); } |
671 void blx(Label* L) { blx(branch_offset(L, false)); } // v5 and above | 671 void blx(Label* L) { blx(branch_offset(L, false)); } // v5 and above |
672 | 672 |
673 // Data-processing instructions | 673 // Data-processing instructions |
674 void ubfx(Register dst, Register src1, const Operand& src2, | |
675 const Operand& src3, Condition cond = al); | |
676 | 674 |
677 void and_(Register dst, Register src1, const Operand& src2, | 675 void and_(Register dst, Register src1, const Operand& src2, |
678 SBit s = LeaveCC, Condition cond = al); | 676 SBit s = LeaveCC, Condition cond = al); |
679 | 677 |
680 void eor(Register dst, Register src1, const Operand& src2, | 678 void eor(Register dst, Register src1, const Operand& src2, |
681 SBit s = LeaveCC, Condition cond = al); | 679 SBit s = LeaveCC, Condition cond = al); |
682 | 680 |
683 void sub(Register dst, Register src1, const Operand& src2, | 681 void sub(Register dst, Register src1, const Operand& src2, |
684 SBit s = LeaveCC, Condition cond = al); | 682 SBit s = LeaveCC, Condition cond = al); |
685 void sub(Register dst, Register src1, Register src2, | 683 void sub(Register dst, Register src1, Register src2, |
(...skipping 66 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
752 void umlal(Register dstL, Register dstH, Register src1, Register src2, | 750 void umlal(Register dstL, Register dstH, Register src1, Register src2, |
753 SBit s = LeaveCC, Condition cond = al); | 751 SBit s = LeaveCC, Condition cond = al); |
754 | 752 |
755 void umull(Register dstL, Register dstH, Register src1, Register src2, | 753 void umull(Register dstL, Register dstH, Register src1, Register src2, |
756 SBit s = LeaveCC, Condition cond = al); | 754 SBit s = LeaveCC, Condition cond = al); |
757 | 755 |
758 // Miscellaneous arithmetic instructions | 756 // Miscellaneous arithmetic instructions |
759 | 757 |
760 void clz(Register dst, Register src, Condition cond = al); // v5 and above | 758 void clz(Register dst, Register src, Condition cond = al); // v5 and above |
761 | 759 |
| 760 // Bitfield manipulation instructions. v7 and above. |
| 761 |
| 762 void ubfx(Register dst, Register src, int lsb, int width, |
| 763 Condition cond = al); |
| 764 |
| 765 void sbfx(Register dst, Register src, int lsb, int width, |
| 766 Condition cond = al); |
| 767 |
| 768 void bfc(Register dst, int lsb, int width, Condition cond = al); |
| 769 |
| 770 void bfi(Register dst, Register src, int lsb, int width, |
| 771 Condition cond = al); |
| 772 |
762 // Status register access instructions | 773 // Status register access instructions |
763 | 774 |
764 void mrs(Register dst, SRegister s, Condition cond = al); | 775 void mrs(Register dst, SRegister s, Condition cond = al); |
765 void msr(SRegisterFieldMask fields, const Operand& src, Condition cond = al); | 776 void msr(SRegisterFieldMask fields, const Operand& src, Condition cond = al); |
766 | 777 |
767 // Load/Store instructions | 778 // Load/Store instructions |
768 void ldr(Register dst, const MemOperand& src, Condition cond = al); | 779 void ldr(Register dst, const MemOperand& src, Condition cond = al); |
769 void str(Register src, const MemOperand& dst, Condition cond = al); | 780 void str(Register src, const MemOperand& dst, Condition cond = al); |
770 void ldrb(Register dst, const MemOperand& src, Condition cond = al); | 781 void ldrb(Register dst, const MemOperand& src, Condition cond = al); |
771 void strb(Register src, const MemOperand& dst, Condition cond = al); | 782 void strb(Register src, const MemOperand& dst, Condition cond = al); |
(...skipping 364 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1136 | 1147 |
1137 friend class RegExpMacroAssemblerARM; | 1148 friend class RegExpMacroAssemblerARM; |
1138 friend class RelocInfo; | 1149 friend class RelocInfo; |
1139 friend class CodePatcher; | 1150 friend class CodePatcher; |
1140 friend class BlockConstPoolScope; | 1151 friend class BlockConstPoolScope; |
1141 }; | 1152 }; |
1142 | 1153 |
1143 } } // namespace v8::internal | 1154 } } // namespace v8::internal |
1144 | 1155 |
1145 #endif // V8_ARM_ASSEMBLER_ARM_H_ | 1156 #endif // V8_ARM_ASSEMBLER_ARM_H_ |
OLD | NEW |