Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(473)

Side by Side Diff: src/arm/full-codegen-arm.cc

Issue 2122021: Make ldrd and strd instructions take two register arguments (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: '' Created 10 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/codegen-arm.cc ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2009 the V8 project authors. All rights reserved. 1 // Copyright 2009 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 915 matching lines...) Expand 10 before | Expand all | Expand 10 after
926 __ bind(&fixed_array); 926 __ bind(&fixed_array);
927 __ mov(r1, Operand(Smi::FromInt(0))); // Map (0) - force slow check. 927 __ mov(r1, Operand(Smi::FromInt(0))); // Map (0) - force slow check.
928 __ Push(r1, r0); 928 __ Push(r1, r0);
929 __ ldr(r1, FieldMemOperand(r0, FixedArray::kLengthOffset)); 929 __ ldr(r1, FieldMemOperand(r0, FixedArray::kLengthOffset));
930 __ mov(r0, Operand(Smi::FromInt(0))); 930 __ mov(r0, Operand(Smi::FromInt(0)));
931 __ Push(r1, r0); // Fixed array length (as smi) and initial index. 931 __ Push(r1, r0); // Fixed array length (as smi) and initial index.
932 932
933 // Generate code for doing the condition check. 933 // Generate code for doing the condition check.
934 __ bind(&loop); 934 __ bind(&loop);
935 // Load the current count to r0, load the length to r1. 935 // Load the current count to r0, load the length to r1.
936 __ ldrd(r0, MemOperand(sp, 0 * kPointerSize)); 936 __ ldrd(r0, r1, MemOperand(sp, 0 * kPointerSize));
937 __ cmp(r0, r1); // Compare to the array length. 937 __ cmp(r0, r1); // Compare to the array length.
938 __ b(hs, loop_statement.break_target()); 938 __ b(hs, loop_statement.break_target());
939 939
940 // Get the current entry of the array into register r3. 940 // Get the current entry of the array into register r3.
941 __ ldr(r2, MemOperand(sp, 2 * kPointerSize)); 941 __ ldr(r2, MemOperand(sp, 2 * kPointerSize));
942 __ add(r2, r2, Operand(FixedArray::kHeaderSize - kHeapObjectTag)); 942 __ add(r2, r2, Operand(FixedArray::kHeaderSize - kHeapObjectTag));
943 __ ldr(r3, MemOperand(r2, r0, LSL, kPointerSizeLog2 - kSmiTagSize)); 943 __ ldr(r3, MemOperand(r2, r0, LSL, kPointerSizeLog2 - kSmiTagSize));
944 944
945 // Get the expected map from the stack or a zero map in the 945 // Get the expected map from the stack or a zero map in the
946 // permanent slow case into register r2. 946 // permanent slow case into register r2.
(...skipping 2185 matching lines...) Expand 10 before | Expand all | Expand 10 after
3132 __ mov(r1, Operand(r1, ASR, 1)); // Un-smi-tag value. 3132 __ mov(r1, Operand(r1, ASR, 1)); // Un-smi-tag value.
3133 __ add(pc, r1, Operand(masm_->CodeObject())); 3133 __ add(pc, r1, Operand(masm_->CodeObject()));
3134 } 3134 }
3135 3135
3136 3136
3137 #undef __ 3137 #undef __
3138 3138
3139 } } // namespace v8::internal 3139 } } // namespace v8::internal
3140 3140
3141 #endif // V8_TARGET_ARCH_ARM 3141 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« no previous file with comments | « src/arm/codegen-arm.cc ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698