Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(220)

Side by Side Diff: src/assembler-arm-inl.h

Issue 20176: Moved some IA32 specific code from to the architecture dependent part of the ... (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 11 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/assembler-arm.cc ('k') | src/assembler-ia32.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 85 matching lines...) Expand 10 before | Expand all | Expand 10 after
96 } 96 }
97 97
98 98
99 Address* RelocInfo::target_reference_address() { 99 Address* RelocInfo::target_reference_address() {
100 ASSERT(rmode_ == EXTERNAL_REFERENCE); 100 ASSERT(rmode_ == EXTERNAL_REFERENCE);
101 return reinterpret_cast<Address*>(Assembler::target_address_address_at(pc_)); 101 return reinterpret_cast<Address*>(Assembler::target_address_address_at(pc_));
102 } 102 }
103 103
104 104
105 Address RelocInfo::call_address() { 105 Address RelocInfo::call_address() {
106 ASSERT(is_call_instruction()); 106 ASSERT(IsCallInstruction());
107 UNIMPLEMENTED(); 107 UNIMPLEMENTED();
108 return NULL; 108 return NULL;
109 } 109 }
110 110
111 111
112 void RelocInfo::set_call_address(Address target) { 112 void RelocInfo::set_call_address(Address target) {
113 ASSERT(is_call_instruction()); 113 ASSERT(IsCallInstruction());
114 UNIMPLEMENTED(); 114 UNIMPLEMENTED();
115 } 115 }
116 116
117 117
118 Object* RelocInfo::call_object() { 118 Object* RelocInfo::call_object() {
119 ASSERT(is_call_instruction()); 119 ASSERT(IsCallInstruction());
120 UNIMPLEMENTED(); 120 UNIMPLEMENTED();
121 return NULL; 121 return NULL;
122 } 122 }
123 123
124 124
125 Object** RelocInfo::call_object_address() { 125 Object** RelocInfo::call_object_address() {
126 ASSERT(is_call_instruction()); 126 ASSERT(IsCallInstruction());
127 UNIMPLEMENTED(); 127 UNIMPLEMENTED();
128 return NULL; 128 return NULL;
129 } 129 }
130 130
131 131
132 void RelocInfo::set_call_object(Object* target) { 132 void RelocInfo::set_call_object(Object* target) {
133 ASSERT(is_call_instruction()); 133 ASSERT(IsCallInstruction());
134 UNIMPLEMENTED(); 134 UNIMPLEMENTED();
135 } 135 }
136 136
137 137
138 bool RelocInfo::is_call_instruction() { 138 bool RelocInfo::IsCallInstruction() {
139 UNIMPLEMENTED(); 139 UNIMPLEMENTED();
140 return false; 140 return false;
141 } 141 }
142 142
143 143
144 Operand::Operand(int32_t immediate, RelocInfo::Mode rmode) { 144 Operand::Operand(int32_t immediate, RelocInfo::Mode rmode) {
145 rm_ = no_reg; 145 rm_ = no_reg;
146 imm32_ = immediate; 146 imm32_ = immediate;
147 rmode_ = rmode; 147 rmode_ = rmode;
148 } 148 }
(...skipping 91 matching lines...) Expand 10 before | Expand all | Expand 10 after
240 // CPU::FlushICache(pc, sizeof(target)); 240 // CPU::FlushICache(pc, sizeof(target));
241 // However, on ARM, no instruction was actually patched by the assignment 241 // However, on ARM, no instruction was actually patched by the assignment
242 // above; the target address is not part of an instruction, it is patched in 242 // above; the target address is not part of an instruction, it is patched in
243 // the constant pool and is read via a data access; the instruction accessing 243 // the constant pool and is read via a data access; the instruction accessing
244 // this address in the constant pool remains unchanged. 244 // this address in the constant pool remains unchanged.
245 } 245 }
246 246
247 } } // namespace v8::internal 247 } } // namespace v8::internal
248 248
249 #endif // V8_ASSEMBLER_ARM_INL_H_ 249 #endif // V8_ASSEMBLER_ARM_INL_H_
OLDNEW
« no previous file with comments | « src/assembler-arm.cc ('k') | src/assembler-ia32.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698