Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(44)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: arch/arm/mach-s5pv210/include/mach/regs-clock.h

Issue 1996015: ARM: S5PV210: Update clock register file (Closed) Base URL: swsolcc@12.23.106.100:kernel-samsung.git
Patch Set: Created 10 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 /* linux/arch/arm/mach-s5pv210/include/mach/regs-clock.h 1 /* linux/arch/arm/mach-s5pv210/include/mach/regs-clock.h
2 * 2 *
3 * Copyright (c) 2010 Samsung Electronics Co., Ltd. 3 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com/ 4 * http://www.samsung.com/
5 * 5 *
6 * S5PV210 - Clock register definitions 6 * S5PV210 - Clock register definitions
7 * 7 *
8 * This program is free software; you can redistribute it and/or modify 8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as 9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation. 10 * published by the Free Software Foundation.
(...skipping 95 matching lines...) Expand 10 before | Expand all | Expand 10 after
106 #define S5P_OSC_STABLE S5P_CLKREG(0xC104) 106 #define S5P_OSC_STABLE S5P_CLKREG(0xC104)
107 #define S5P_PWR_STABLE S5P_CLKREG(0xC108) 107 #define S5P_PWR_STABLE S5P_CLKREG(0xC108)
108 #define S5P_MTC_STABLE S5P_CLKREG(0xC110) 108 #define S5P_MTC_STABLE S5P_CLKREG(0xC110)
109 #define S5P_CLAMP_STABLE S5P_CLKREG(0xC114) 109 #define S5P_CLAMP_STABLE S5P_CLKREG(0xC114)
110 110
111 #define S5P_WAKEUP_STAT S5P_CLKREG(0xC200) 111 #define S5P_WAKEUP_STAT S5P_CLKREG(0xC200)
112 #define S5P_BLK_PWR_STAT S5P_CLKREG(0xC204) 112 #define S5P_BLK_PWR_STAT S5P_CLKREG(0xC204)
113 113
114 #define S5P_OTHERS S5P_CLKREG(0xE000) 114 #define S5P_OTHERS S5P_CLKREG(0xE000)
115 #define S5P_OM_STAT S5P_CLKREG(0xE100) 115 #define S5P_OM_STAT S5P_CLKREG(0xE100)
116 #define S5P_HDMI_PHY_CONTROL S5P_CLKREG(0xE804)
116 #define S5P_USB_PHY_CONTROL S5P_CLKREG(0xE80C) 117 #define S5P_USB_PHY_CONTROL S5P_CLKREG(0xE80C)
117 #define S5P_DAC_CONTROL S5P_CLKREG(0xE810) 118 #define S5P_DAC_CONTROL S5P_CLKREG(0xE810)
118 119
119 #define S5P_INFORM0 S5P_CLKREG(0xF000) 120 #define S5P_INFORM0 S5P_CLKREG(0xF000)
120 #define S5P_INFORM1 S5P_CLKREG(0xF004) 121 #define S5P_INFORM1 S5P_CLKREG(0xF004)
121 #define S5P_INFORM2 S5P_CLKREG(0xF008) 122 #define S5P_INFORM2 S5P_CLKREG(0xF008)
122 #define S5P_INFORM3 S5P_CLKREG(0xF00C) 123 #define S5P_INFORM3 S5P_CLKREG(0xF00C)
123 #define S5P_INFORM4 S5P_CLKREG(0xF010) 124 #define S5P_INFORM4 S5P_CLKREG(0xF010)
124 #define S5P_INFORM5 S5P_CLKREG(0xF014) 125 #define S5P_INFORM5 S5P_CLKREG(0xF014)
125 #define S5P_INFORM6 S5P_CLKREG(0xF018) 126 #define S5P_INFORM6 S5P_CLKREG(0xF018)
(...skipping 37 matching lines...) Expand 10 before | Expand all | Expand 10 after
163 #define S5P_OTHERS_USB_SIG_MASK (1 << 16) 164 #define S5P_OTHERS_USB_SIG_MASK (1 << 16)
164 165
165 /* MIPI */ 166 /* MIPI */
166 #define S5P_MIPI_DPHY_EN (3) 167 #define S5P_MIPI_DPHY_EN (3)
167 168
168 /* S5P_DAC_CONTROL */ 169 /* S5P_DAC_CONTROL */
169 #define S5P_DAC_ENABLE (1) 170 #define S5P_DAC_ENABLE (1)
170 #define S5P_DAC_DISABLE (0) 171 #define S5P_DAC_DISABLE (0)
171 172
172 #endif /* __ASM_ARCH_REGS_CLOCK_H */ 173 #endif /* __ASM_ARCH_REGS_CLOCK_H */
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698