Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1728)

Side by Side Diff: src/arm/simulator-arm.cc

Issue 173464: Make ARM simulator compile on Windows (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 11 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2009 the V8 project authors. All rights reserved. 1 // Copyright 2009 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 1033 matching lines...) Expand 10 before | Expand all | Expand 10 after
1044 arg3); 1044 arg3);
1045 } 1045 }
1046 int64_t result = target(arg0, arg1, arg2, arg3); 1046 int64_t result = target(arg0, arg1, arg2, arg3);
1047 int32_t lo_res = static_cast<int32_t>(result); 1047 int32_t lo_res = static_cast<int32_t>(result);
1048 int32_t hi_res = static_cast<int32_t>(result >> 32); 1048 int32_t hi_res = static_cast<int32_t>(result >> 32);
1049 if (::v8::internal::FLAG_trace_sim) { 1049 if (::v8::internal::FLAG_trace_sim) {
1050 PrintF("Returned %08x\n", lo_res); 1050 PrintF("Returned %08x\n", lo_res);
1051 } 1051 }
1052 set_register(r0, lo_res); 1052 set_register(r0, lo_res);
1053 set_register(r1, hi_res); 1053 set_register(r1, hi_res);
1054 set_register(r0, result);
1055 } 1054 }
1056 set_register(lr, saved_lr); 1055 set_register(lr, saved_lr);
1057 set_pc(get_register(lr)); 1056 set_pc(get_register(lr));
1058 break; 1057 break;
1059 } 1058 }
1060 case break_point: { 1059 case break_point: {
1061 Debugger dbg(this); 1060 Debugger dbg(this);
1062 dbg.Debug(); 1061 dbg.Debug();
1063 break; 1062 break;
1064 } 1063 }
(...skipping 748 matching lines...) Expand 10 before | Expand all | Expand 10 after
1813 set_register(r10, r10_val); 1812 set_register(r10, r10_val);
1814 set_register(r11, r11_val); 1813 set_register(r11, r11_val);
1815 1814
1816 int result = get_register(r0); 1815 int result = get_register(r0);
1817 return reinterpret_cast<Object*>(result); 1816 return reinterpret_cast<Object*>(result);
1818 } 1817 }
1819 1818
1820 } } // namespace assembler::arm 1819 } } // namespace assembler::arm
1821 1820
1822 #endif // !defined(__arm__) 1821 #endif // !defined(__arm__)
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698