OLD | NEW |
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
2 // All Rights Reserved. | 2 // All Rights Reserved. |
3 // | 3 // |
4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
5 // modification, are permitted provided that the following conditions are | 5 // modification, are permitted provided that the following conditions are |
6 // met: | 6 // met: |
7 // | 7 // |
8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
10 // | 10 // |
(...skipping 609 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
620 void and_(Register dst, Immediate src) { | 620 void and_(Register dst, Immediate src) { |
621 immediate_arithmetic_op(0x4, dst, src); | 621 immediate_arithmetic_op(0x4, dst, src); |
622 } | 622 } |
623 | 623 |
624 void and_(const Operand& dst, Immediate src) { | 624 void and_(const Operand& dst, Immediate src) { |
625 immediate_arithmetic_op(0x4, dst, src); | 625 immediate_arithmetic_op(0x4, dst, src); |
626 } | 626 } |
627 | 627 |
628 void decq(Register dst); | 628 void decq(Register dst); |
629 void decq(const Operand& dst); | 629 void decq(const Operand& dst); |
| 630 void decl(Register dst); |
630 void decl(const Operand& dst); | 631 void decl(const Operand& dst); |
631 | 632 |
632 // Sign-extends rax into rdx:rax. | 633 // Sign-extends rax into rdx:rax. |
633 void cqo(); | 634 void cqo(); |
634 | 635 |
635 // Divide rdx:rax by src. Quotient in rax, remainder in rdx. | 636 // Divide rdx:rax by src. Quotient in rax, remainder in rdx. |
636 void idiv(Register src); | 637 void idiv(Register src); |
637 | 638 |
638 // Signed multiply instructions. | 639 // Signed multiply instructions. |
639 void imul(Register src); // rdx:rax = rax * src. | 640 void imul(Register src); // rdx:rax = rax * src. |
(...skipping 90 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
730 } | 731 } |
731 | 732 |
732 void shr(Register dst) { | 733 void shr(Register dst) { |
733 shift(dst, 0x5); | 734 shift(dst, 0x5); |
734 } | 735 } |
735 | 736 |
736 void shrl(Register dst) { | 737 void shrl(Register dst) { |
737 shift_32(dst, 0x5); | 738 shift_32(dst, 0x5); |
738 } | 739 } |
739 | 740 |
| 741 void shrl(Register dst, Immediate shift_amount) { |
| 742 shift_32(dst, shift_amount, 0x5); |
| 743 } |
| 744 |
740 void store_rax(void* dst, RelocInfo::Mode mode); | 745 void store_rax(void* dst, RelocInfo::Mode mode); |
741 void store_rax(ExternalReference ref); | 746 void store_rax(ExternalReference ref); |
742 | 747 |
743 void subq(Register dst, Register src) { | 748 void subq(Register dst, Register src) { |
744 arithmetic_op(0x2B, dst, src); | 749 arithmetic_op(0x2B, dst, src); |
745 } | 750 } |
746 | 751 |
747 void subq(Register dst, const Operand& src) { | 752 void subq(Register dst, const Operand& src) { |
748 arithmetic_op(0x2B, dst, src); | 753 arithmetic_op(0x2B, dst, src); |
749 } | 754 } |
(...skipping 456 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1206 private: | 1211 private: |
1207 Assembler* assembler_; | 1212 Assembler* assembler_; |
1208 #ifdef DEBUG | 1213 #ifdef DEBUG |
1209 int space_before_; | 1214 int space_before_; |
1210 #endif | 1215 #endif |
1211 }; | 1216 }; |
1212 | 1217 |
1213 } } // namespace v8::internal | 1218 } } // namespace v8::internal |
1214 | 1219 |
1215 #endif // V8_X64_ASSEMBLER_X64_H_ | 1220 #endif // V8_X64_ASSEMBLER_X64_H_ |
OLD | NEW |