Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(51)

Issue 113767: Implementation of a few more assembly instructions on x64 (Closed)

Created:
11 years, 7 months ago by William Hesse
Modified:
9 years, 7 months ago
CC:
v8-dev
Visibility:
Public.

Description

Implementation of a few more assembly instructions on x64 Committed: http://code.google.com/p/v8/source/detail?r=2043

Patch Set 1 #

Total comments: 9

Patch Set 2 : '' #

Patch Set 3 : '' #

Patch Set 4 : '' #

Unified diffs Side-by-side diffs Delta from patch set Stats (+124 lines, -30 lines) Patch
M src/x64/assembler-x64.h View 1 2 3 3 chunks +17 lines, -17 lines 0 comments Download
M src/x64/assembler-x64.cc View 1 2 3 4 chunks +107 lines, -13 lines 0 comments Download

Messages

Total messages: 5 (0 generated)
William Hesse
A few instruction implementations, and comment changes. There is supposed to be a 15-byte limit ...
11 years, 7 months ago (2009-05-22 15:15:43 UTC) #1
William Hesse
11 years, 7 months ago (2009-05-25 10:55:25 UTC) #2
Kevin Millikin (Chromium)
http://codereview.chromium.org/113767/diff/1/3 File src/x64/assembler-x64.h (right): http://codereview.chromium.org/113767/diff/1/3#newcode478 Line 478: // - Function names correspond one-to-one to ia32 ...
11 years, 7 months ago (2009-05-25 11:45:04 UTC) #3
William Hesse
http://codereview.chromium.org/113767/diff/1/3 File src/x64/assembler-x64.h (right): http://codereview.chromium.org/113767/diff/1/3#newcode478 Line 478: // - Function names correspond one-to-one to ia32 ...
11 years, 7 months ago (2009-05-25 12:24:59 UTC) #4
Lasse Reichstein
11 years, 7 months ago (2009-05-25 12:59:21 UTC) #5
LGTM.

http://codereview.chromium.org/113767/diff/1/2
File src/x64/assembler-x64.cc (right):

http://codereview.chromium.org/113767/diff/1/2#newcode37
Line 37: Register rsi = { 7 };
Will we have both eax and rax as registers? We will likely use both,
meaningfully, so the code is only really readable if they both exist. They might
just be aliases, though, but it would be nice to actually test that you use 32
bit registers with 32 bit opcodes.

http://codereview.chromium.org/113767/diff/1/3
File src/x64/assembler-x64.h (right):

http://codereview.chromium.org/113767/diff/1/3#newcode553
Line 553: void add(const Operand& dst, const Immediate& x);
For completeness, we will need the following combinarions:

Register, register
Register, Operand
Register, Immediate
Operand, register
Operand, Immediate

And we will need them for all four sizes (byte, word, dword, qword).
Are there any more cases that I have forgotten?

This seems like a lot (on the other hand, we have so far gotten by with only
creating the ones we actually use, so it might not be a problem).

Powered by Google App Engine
This is Rietveld 408576698